



|| Jai Sri Gurudev ||
BGS Institute of Technology

BG Nagara - 571448
Department of Electronics and Communication Engineering
Academic Year 2019-20 (Odd Semester) Master Time Table

3rd A					18 MAT 31	Engg. Mathematics-III	Swetha H N				
Days	I	II	III	IV	LUNCH BREAK	V	VI	VII	18 EC 32	Analog Electronics	Ramya K
M	36	33	34	31		32	HR		18 EC 33	Computer Organization & Architecture	Balaji B S
T	32	34	31	35		Lab			18 EC 34	Digital Electronics	Srividya C N
W	35	Lab				36	31	33	18 EC 35	Network Analysis	Dr. M B Anandaraju
T	36	33	34	35		36	31	32	18 EC 36	Engineering Electromagnetics	Mohan Kumar K S
F	34	33	35	32		Lab			18 ECL 37	Analog Electronics Lab	Dr. M B Anandaraju/Ramya K
S	32	34	35	36		36	33		18 ECL 38	Digital Electronics Lab	Priyanka R /kavitha B C
3rd B						18 MAT 31	Engg. Mathematics-III	Parashivamurthy H L			
Days	I	II	III	IV	LUNCH BREAK	V	VI	VII	18 EC 32	Analog Electronics	Ramya K
M	34	32	36	31		Lab			18 EC 33	Computer Organization & Architecture	Balaji B S
T	35	36	32	34		33	HR		18 EC 34	Digital Electronics	Srividya C N
W	31	33	35	32		Lab			18 EC 35	Network Analysis	Puneeth Kumar G B
T	34	35	33	31		Lab			18 EC 36	Engineering Electromagnetics	Mohan Kumar K S
F	36	32	31	34		35	33	36	18 ECL 37	Analog Electronics Lab	Puneeth Kumar G B
S	36	36	32	35		34	36		18 ECL 38	Digital Electronics Lab	Kavitha B C/Hamsashree M K
5th A						17 ES 51	Management and Entrepreneurship	Krupesh			
Days	I	II	III	IV	LUNCH BREAK	V	VI	VII	17 EC 52	Digital Signal Processing	Prabhavathi K
M	54	53	52	562		Lab			17 EC 53	Verilog HDL	Manoj Kumar S B
T	HR		553	52		53	51	54	17 EC 54	Information Theory & Coding	Jayanth Dwijesh H P
W	562	Lab				54	51	553	17 EC 553	Operating System	Priyanka R
T	53	52	51	553		Lab			17 EC 562	Oops Using C++	Shwetha S N
F	51	52	53	54		562	553	562	17 ECL 57	DSP Lab	Jayanth Dwijesh HP/Lakshmi DL
S	51	53	54	553		562	52		17 ECL 58	HDL Lab	Manoj Kumar S B/Rashmi S
5th B						17 ES 51	Management and Entrepreneurship	Krupesh			
Days	I	II	III	IV	LUNCH BREAK	V	VI	VII	17 EC 52	Digital Signal Processing	Prabhavathi K
M	HR		54	53		52	553	51	17 EC 53	Verilog HDL	Manoj Kumar S B
T	562	51	53	54		Lab			17 EC 54	Information Theory & Coding	Jayanth Dwijesh H P
W	553	51	52	562		Lab			17 EC 553	Operating System	Priyanka R
T	54	553	53	562		51	52	562	17 EC 562	Oops Using C++	Shwetha S N
F	53	54	553	52		Lab			17 ECL 57	DSP Lab	Prabhavathi K/Lakshmi D L
S	553	52	562	51		54	53		17 ECL 58	HDL Lab	Srividya C N

7th A								15 EC71	Microwave and Antennas	Nandini S	
Days	I	II	III	IV	LUNCH BREAK	V	VI	VII	15 EC 72	Digital Image Processing	Dr. Naveen B
M	752	72	71	743		Lab			15 EC 73	Power Electronics	Kavitha B C
T	71	Lab				73	752	743	15 EC 743	Real Time Systems	Hamsashree M K
W	73	752	72	71		Project Work			15 EC 752	IoT & Wireless Sensor Networks	Nischitha S
T	743	73	72	71		Lab			15 ECL 76	Advanced Communication Lab	Nischitha S/Simha D K L N
F	743	752	72	73		Project Work			15 ECL 77	VLSI Lab	Balaji B S/ Hamsashree M K
S	Project Work					Project Work			15 ECL 78	Project Work Phase-I + Project Seminar	Jayanth Dwijesh H P/ Manoj Kumar S B/ Dr. K N Muralidhar
7th B									15 EC71	Microwave and Antennas	Nandini S
Days	I	II	III	IV	LUNCH BREAK	V	VI	VII	15 EC 72	Digital Image Processing	Dr. Naveen B
M	71	73	752	72		Project Work			15 EC 73	Power Electronics	Kavitha B C
T	73	743	71	72		Lab			15 EC 743	Real Time Systems	Bharathi R
W	72	743	73	752		Lab			15 EC 752	IoT & Wireless Sensor Networks	Nischitha S
T	752	71	743	73		Project Work			15 ECL 76	Advanced Communication Lab	Nandini S/Simha D K L N
F	72	71	743	752		Lab			15 ECL 77	VLSI Lab	Dr. Naveen B/ Dr. Naveen K B/ Rashmi S
S	Project Work					Project Work			15 ECL 78	Project Phase-I + Project Seminar	Jayanth Dwijesh H P/ Manoj Kumar S B/ Dr. K N Muralidhar

**Signature of
HOD**